git subrepo clone git@git.pcmuhely.hu:mississippi/mississippi-mcu-platform-x86_gtest.git platforms/test
subrepo: subdir: "platforms/test" merged: "a470f35" upstream: origin: "git@git.pcmuhely.hu:mississippi/mississippi-mcu-platform-x86_gtest.git" branch: "master" commit: "a470f35" git-subrepo: version: "0.4.0" origin: "https://github.com/ingydotnet/git-subrepo" commit: "7cac75d"
This commit is contained in:
parent
62afeabbbc
commit
2c3fbb4db8
281 changed files with 114282 additions and 0 deletions
27
platforms/test/platform/usart_ll.c
Normal file
27
platforms/test/platform/usart_ll.c
Normal file
|
@ -0,0 +1,27 @@
|
|||
/*
|
||||
* usart_ll.c
|
||||
*
|
||||
* Created on: Dec 2, 2019
|
||||
* Author: abody
|
||||
*/
|
||||
|
||||
#include "usart_ll.h"
|
||||
|
||||
void MOCKABLE(LL_USART_EnableIT_IDLE)(USART_TypeDef *USARTx) {}
|
||||
void MOCKABLE(LL_USART_EnableIT_TC)(USART_TypeDef *USARTx) {}
|
||||
void MOCKABLE(LL_USART_DisableIT_TC)(USART_TypeDef *USARTx) {}
|
||||
uint32_t MOCKABLE(LL_USART_IsEnabledIT_IDLE)(USART_TypeDef *USARTx) { return 1; }
|
||||
uint32_t MOCKABLE(LL_USART_IsEnabledIT_TC)(USART_TypeDef *USARTx) { return 1; }
|
||||
|
||||
void MOCKABLE(LL_USART_EnableDMAReq_RX)(USART_TypeDef *USARTx) {}
|
||||
void MOCKABLE(LL_USART_EnableDMAReq_TX)(USART_TypeDef *USARTx) {}
|
||||
|
||||
uint32_t MOCKABLE(LL_USART_DMA_GetRegAddr)(USART_TypeDef *USARTx) { return 0; }
|
||||
|
||||
uint32_t MOCKABLE(LL_USART_IsActiveFlag_IDLE)(USART_TypeDef *USARTx) { return 1; }
|
||||
uint32_t MOCKABLE(LL_USART_IsActiveFlag_TC)(USART_TypeDef *USARTx) { return 1; }
|
||||
void MOCKABLE(LL_USART_ClearFlag_ORE)(USART_TypeDef *USARTx) {}
|
||||
void MOCKABLE(LL_USART_ClearFlag_IDLE)(USART_TypeDef *USARTx) {}
|
||||
|
||||
void MOCKABLE(LL_USART_EnableDirectionTx)(USART_TypeDef *USARTx) {}
|
||||
void MOCKABLE(LL_USART_DisableDirectionTx)(USART_TypeDef *USARTx) {}
|
Loading…
Add table
Add a link
Reference in a new issue